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Abstract—This paper proposes a method for assessing the in-
tegrity of a series of insulated-gate bipolar transistor (IGBT) power
stacks during factory-acceptance tests and service stops. The key
challenge that is addressed in this paper is detecting common as-
sembly issues that affect the power stack thermal path as well
as distinguishing the acute aging effects of bond-wire lift-off and
solder delamination. The method combines offline Vce measure-
ments with current in the extended Zero Temperature Coefficient
(ZTC) operating region as well as with sensing current without
modifications to the power stack. It also employs on-the-stack Vce
calibration for both the measurements. Additionally, only a fixed
duty cycle pattern is needed to control the switches. The paper also
presents a sensitivity analysis of the method to various parameters
such as the current level in the extended ZTC operating region,
the precision of the Vce measurement, as well as the ambient, the
cooling-water, and the junction temperatures. The experimental
results are obtained from a high-current IGBT power stack used
in a magnet power supply for particle accelerators and are com-
pared favorably to results from finite element method and lumped
parameter network simulations confirming the applicability of the
method.
Index Terms—Aging detection, condition monitoring, insulated-
gate bipolar transistor (IGBT), particle accelerators, thermal
performance, Vce method.
I. INTRODUCTION
R ELIABILITY in power electronics is one of the majorconcerns for the power electronics designers and the end
users. It can be assured by proper dimensioning of components
during the design phase and by verifying the manufacturing
quality during factory-acceptance tests. While the equipment is
in the operation phase, a major reliability issue is the aging of the
power components and particularly the power semiconductors;
insulated-gate bipolar transistors (IGBTs) are subject to thermal
stressing related to their packaging technology. The field of
online [1] and offline [2] health condition monitoring of such
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components has been broadly researched in the recent years.
Extensive work has been conducted on accelerated testing
and aging mechanisms due to thermal stressing [3]–[6]. The
most common aging modes that are documented are bond-wire
lift-offs and solder delamination at chip or baseplate level [4].
At CERN—European Organization for Nuclear Research,
high-power electronic converters are widely used as dc, power
magnet supplies for particle accelerators. Power stacks with a
long lifetime (25 years) are specified at CERN and mass pro-
duced in industry. The power stack is the part of the power
electronic converter that comprises the dc-link capacitors and
the power semiconductor devices with their cooling system.
This paper proposes a new method offering adequate precision
and ease of implementation to verify the integrity, meaning the
assembly and the initial thermal resistance value during factory-
acceptance tests as well as the health condition of a series of
IGBT power stacks during service stops.
Several methods exist in the literature that employ IGBT
junction temperature estimation to detect aging issues. These
methods are mainly used in accelerated lifetime tests or are
presented as potential solutions for field application. A way to
estimate the junction temperature and detect aging is the use of
the saturation voltage drop Vce of the IGBT with sensing current
[7], [8]. The Vce method with sensing current is accurate because
it avoids the voltage drop of the cabling at high current and ex-
hibits high linearity with a relation of about 2 mV/◦C at the
complete temperature operating region. On the other hand, the
Vce method with sensing current is not directly applicable for
online condition monitoring because it requires the separation
of the device under test (DUT) with auxiliary switches from the
power circuit, in order to measure only with sensing current. Ad-
ditionally, other methods are presented for online temperature
estimation and aging detection but require relatively significant
effort for the calibration of the IGBT modules [9], such as the
Vce method with load current [1], the internal gate resistance
method [10], or the gate threshold voltage method [11]. As it
has been shown in [7], the Vce method with sensing current can
be used in applications with predefined load profiles, such as
the CERN application or traction, where the online monitoring
is not required.
The method that is proposed in this paper uses the Vce mea-
surements with sensing and load current. Fig. 1 illustrates the
phases where the method can be used along the lifecycle of a
power stack. The required inputs are the Vce measurements,
the power losses, and the water and ambient temperatures.
This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/
ASIMAKOPOULOS et al.: IGBT POWER STACK INTEGRITY ASSESSMENT METHOD FOR HIGH-POWER MAGNET SUPPLIES 11229
Fig. 1. Overview of the proposed method for integrity assessment of the IGBT-based power stack and lifecycle phases of power stack where the method is
applied.
The following sections describe the way this information is
combined in order to conclude about the integrity of a power
stack. It is shown how manufacturing quality issues as well as
thermal stressing can be detected by processing the Vce mea-
surements of a predetermined test cycle. This method can be
directly applied to industrially finished power stacks without
the need to add extra power components. The assessment of the
assembly and of the thermal resistance of the power stack as
well as the aging detection of the IGBT module is described as
IGBT Power Stack Integrity Assessment (IPSIA).
Fig. 2 illustrates three recently presented power circuits that
allow the Vce measurements with load and sensing current to es-
timate the IGBT junction temperature for condition monitoring.
All three propose the use of relays or switches for the temporary
disconnection of the power converter load in order to perform
measurements with sensing current. A circuit incorporating the
Vce measurements with both high and sensing current measure-
ments [see Fig. 2(a)] has been proposed for bond-wire lift-off
and solder delamination detection in [2] and [12]. The mea-
surement with current around the nominal rating is followed by
a measurement with sensing current, in order to measure the
junction temperature indirectly, to make the necessary correc-
tions for the high-current Vce method and to detect bond-wire
lift-offs. The high current is injected with the help of a current
source connected in series with an IGBT. By using the Vce mea-
surements with sensing current and with the help of the same
setup of Fig. 2(a), it is proposed that solder delamination can be
detected based on the thermal resistance estimation.
Another contribution in the literature [13] proposes the circuit
of Fig. 2(b), where the DUT disconnection is achieved by adding
four switches. Using an elaborate switching sequence, the load
current is redirected for a few switching periods in order to allow
the Vce measurement. Two of the switches isolate the load during
the inverter current interruption and the two other switches allow
the load current to freewheel during the interruption. Using the
same principle as in [13], the method in [14] combines the Vce
methods with sensing and load current for aging detection due
to bond-wire lift-off or solder delamination. In this case, the
calculation of the thermal resistance for the aging evaluation
requires measurements with sinusoidal current at level close to
the nominal ratings, at the same temperature conditions, and an
extra sensor at baseplate level.
The methods that are based on the power circuits of Fig. 2(a)
and (b) require extra power components and calibration effort for
Vce with high current, both for temperature estimation and bond-
wire lift-off detection. In particular, the need for extra power
components makes these methods less suitable for already pro-
duced power stacks. For a high-current application such as the
one at CERN, the current source of Fig. 2(a) would have several
times higher ratings than for the low-power application in [2]
and [12]. In terms of calibration, the Vce measurement with high
current for bond-wire lift-off detection is highly dependent on
temperature and the influence of the interconnections resistance
to the measurement has to be considered for the calibration. To
conclude, the extra power components and their control for the
load current redirection, as well as the calibration effort, add
complexity to the methods.
The method in [15] that is illustrated in Fig. 2(c) is proposed
for bond-wire lift-off detection in low-power devices. It is based
on the Vce measurement in the inflection point of the current op-
erating region, where Vce is independent of temperature (zero
temperature coefficient (ZTC) operating region [16]), as shown
in Fig. 3. Using the Vce measurement in the ZTC operating re-
gion, the temperature calibration effort is avoided but calibration
is needed to find the inflection point of the IGBT. The Vce mea-
surement is performed by injecting a controlled current through
the reference reactors connected by dedicated relays, while at
the same time disconnecting the load. This method cannot be
used for solder delamination detection because the temperature
estimation by the Vce measurement at sensing current is not
possible. The latter method can potentially be performed using
the existing filter reactors.
To date, relevant literature mostly discusses methods for aging
detection during operation in accelerated tests of the IGBT mod-
ules. The present paper proposes a method that targets series-
produced high-power IGBT stacks. It can detect the aging and
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Fig. 2. Power circuits for aging detection of IGBT modules using the Vce method with sensing or load current, the enclosed IGBT in the red-dashed square is
the DUT. (a) Power circuit with additional high-current source and relays for the Vce method with sensing and load current [2]. (b) Power circuit with current
redirection for the Vce method with sensing and load current [13]. (c) Power circuit with test inductor only for the Vce method with load current in the ZTC
operating region [15].
Fig. 3. Operating regions of IGBT in terms of collector current. The ability to
detect and distinguish aging issues depends on the operating region: in NTC, an
overlap of the effects caused by bond-wire lift-off and solder delamination can
occur, whereas in PTC the two aging mechanisms are not distinguished because
they cause the same effects. This work uses measurements in ZTC and low NTC
(sensing current) to extract useful information for the aging detection.
distinguish between the two common IGBT aging mechanisms,
namely bond-wire lift-off and solder delamination. The novelty
of the proposed method stems from the following:
1) its ease of implementation by only switching two diagonal
switches to create a testing current profile with only a fixed
duty cycle pattern;
2) the DUT on-the-stack calibration both with sensing and
high current;
3) the applicability on a power stack without disconnection
of the DUT for the injection of a sensing current. The
combination of the aforementioned features, as well as the
measurement in the extended ZTC region for high-current
modules avoiding the inflection point detection, makes
this method a substantially improved sequence among the
existing proposals for offline aging detection, especially
for a series of power stacks.
The proposed test method for the integrity assessment is an-
alyzed in Section II. Section III presents the test setup and the
measuring tools that are utilized to, experimentally, demonstrate
the proposed method. Section IV includes the experimental re-
sults and the comparison with the simulation results for the
validation of the proposed method. Section V makes a general
evaluation of the method compared to the existing methods and
in terms of precision. The paper ends with the conclusions on
the proposed method.
II. IGBT POWER STACK INTEGRITY ASSESSMENT (IPSIA)
A. Aim of the Method
This paper proposes a method in the form of a routine test to be
performed during factory-acceptance testing of power stacks in
order to validate the thermal performance and diagnose quality
issues in manufacturing. The test can also be used in scheduled
service stops to detect the aforementioned main aging modes
of the IGBTs. The method focuses on the IGBTs, because they
are the devices that are stressed the most in the application at
CERN [17]. For applications with predefined load profiles and,
as a result, predictable thermal stressing profiles, it is not needed
to monitor the temperature online; the aging process typically
affects the junction temperature profile during specific loading
cycle and hence it can be detected by comparison of the Vce
measurements during the lifetime. The service stops for the
power stack integrity assessment method have to be regularly
executed, in order to avoid undetected extensive aging in the
IGBT modules.
B. IGBT Collector-Emitter Voltage and Aging Detection
Fig. 3 illustrates a characteristic feature of IGBTs, such as
the ones used in this paper, that is, the transition from a nega-
tive temperature coefficient (NTC) behavior with low collector
current to a positive temperature coefficient (PTC) behavior
when operating with higher current. Between the two operating
regions, there is the ZTC operating region with the inflection
point that is insensitive to temperature. In both PTC and NTC
operating regions, the aging mechanisms are difficult to distin-
guish. More specifically for NTC, the aging mechanisms may
ASIMAKOPOULOS et al.: IGBT POWER STACK INTEGRITY ASSESSMENT METHOD FOR HIGH-POWER MAGNET SUPPLIES 11231
Fig. 4. Proposed method employs the elements in the shaded blocks: a Vce sensing device (discussed in [7]) and a shorting wire connected across the power
converter output. The key waveforms of measured Vce , load current IDUT , sensing current Isense , and gate pulses are generated with the fixed duty cycle pattern
for the switches T1 ,1 and T2 ,2 during the proposed current cycle. A trigger is employed to time the measurements.
disguise each other until the next service stop because bond-
wire lift-off increases Vce whereas solder delamination results
in lower Vce [18] due to the increase of the thermal resistance
in the heat propagation path. In the PTC operating region, both
bond-wire lift-off and solder delamination increase Vce . This
paper proposes two measurements, one in the ZTC operating
region and one with a low sensing current. The combination
of these two measurements gives the diagnostic information
required to distinguish the IGBT aging.
According to the work presented in [19], the beginning of
the aging and the degradation stage is detected via an increase
of 3% and 10% in Vce , respectively, for a load current close
to the nominal ratings of a high-power IGBT module. More-
over, an increase of 10% in junction-to-water thermal resistance
is an indication of a forthcoming early failure. In a different
work [6], the junction-to-baseplate thermal resistance increase
of 5% indicates the beginning of aging, 10% is an indication of
degradation, and 20% is an indication of failure. The thermal
resistance estimation and its comparison with previous mea-
surements are necessary, in order to detect solder delamination
and prevent unscheduled stops.
C. Method Description
The proposed test requires an inductive load to be connected
at the output of the power stack. An output-smoothing filter
reactor that does not saturate with a unipolar current, like the one
used for power electronic converters at CERN, is an example of
such a load. By-passing any other components can be performed
with a shorting wire as illustrated in Fig. 4. No additional power
components are required other than the measurement devices.
The test procedure for one of the IGBTs (T2,2) is described with
the help of Fig. 4.
In the first part of the procedure, the diagonal IGBTs T1,1
and T2,2 are operated with a constant duty cycle generated by
the measuring setup (indicated in a shaded area in Fig. 4), in
order to create a quasi-triangular current waveform. The peak
current value is chosen to bring the IGBT in the ZTC operating
region. The dc-link voltage, the switching frequency, and the
duty cycle are selected as needed. In the second part of the test
cycle, a time interval where only the DUT remains on is required
for the sensing current of 1 A to be injected to it. The sensing
current level is selected based on the work presented in [20]. The
entire test cycle is repeated in every switching period. The Vce
measurement takes place twice in each switching cycle, once
at the ZTC current level and once during the sensing current
interval while the trigger signal is high, as shown in Fig. 4.
The Vce measurement with sensing current is proposed in
order to detect aging due to solder delamination in the cycling
operation. A Vce reduction that is detected during successive ser-
vice stops would indicate a thermal resistance increase and an
average temperature increase in the junction. On the other hand,
the Vce measurement with the rated IGBT current is known from
literature [1] as an indicator of wire-bond lift-off as it causes a
detectable Vce increase. This paper contributes, also, by show-
ing that with a Vce measurement in the extended ZTC operating
region the detection is possible for high-current modules un-
der known ambient conditions, as elaborated in the following
sections.
D. Sampling-Filtering Technique and
Measurements Utilization
For the Vce measurements with sensing current, a LabVIEW
program is developed to acquire 30 Vce samples with a sample
rate of 1 MHz, once the sensing current flat-top is stabilized. In
this paper, the time duration of the measuring window (30 μs) is
limited by the switching frequency (3 KHz) for a given dc-link
voltage (560 V) and a given inductive load. Additionally, the
settling time of the Vce measuring circuit, which is limited by
the isolating amplifier, and the switching transients of the circuit
set a minimum time length requirement. All the measurements
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Fig. 5. Filtering technique example with measurements. (a) Samples per
period and averaging. (b) Median filter output at steady state.
are implemented in the industrial environment at CERN with
high-power converters operating in the vicinity. By using the
DUT of the specialized application, it was shown in [7] that
the Vce value with sensing current is independent of the gate-
emitter voltage Vge for the Vge between 10 and 15 V. Every
30 ms, the last 30 samples are averaged and stored. The value
of the averaging is the input to a median filter with a rank of 3,
as illustrated in Fig. 5 [21].
For the measurement with ZTC current, the number of sam-
ples depends on the rate of the current rise. The rate of the
current rise depends on the dc-link voltage and the inductive
load. Again, the rise time of the current is sufficient for the Vge
stabilization [1]. For this paper, two samples corresponding to
the last two values at the top of the ramp are taken and their av-
erage Vce is calculated. Further analysis for the ZTC operating
region follows in Section II-F.
E. On-Power Stack Calibration of IGBT Modules With
Sensing Current
One of the challenges in this paper is to obtain the Vce
with sensing current calibration with temperature for already
assembled power stacks. The calibration of a single IGBT
module requires placing the device in a thermal chamber, in-
jecting a sensing current to it, and measuring the voltage Vce
while the temperature in the thermal chamber is set to differ-
ent levels. A few measurements are enough to define the lin-
ear relation between Vce and temperature, usually it is around
2 mV/◦C.
This work makes use of the latter observation and effec-
tively assumes only two temperature points to calibrate each
IGBT while mounted on the power stack. This can be done by
obtaining one point while the power stack is in ambient condi-
tions (first measurement for T1,1 and T2,2) and a second point
while cooling water flows through the cooling plate condition
(second measurement for T1,1 and T2,2) allowing the structure
to reach thermal equilibrium prior to a measurement. In the
thermal steady state, the measured water temperature with the
sensor of inlet water temperature is equal to the IGBT junction
temperature.
The linear relation of temperature and Vce at sensing current
for the two switches is shown in Fig. 6 with the two measure-
ments for each switch.
Fig. 6. Thermal characterization of IGBT modules at sensing current with
and without water flow in the cooling plate.
Fig. 7. Dependence of Vce on temperature around the ZTC operating region.
F. On-Power Stack ZTC Operating Region Verification of
IGBT Modules
The IGBT current value at the inflection point can be defined
with the help of the datasheet. A simple test performed with
the complete power stack allows to fine tune the selection of
the current level in the ZTC operating region, IZTC , for the test
current cycle in Fig. 4 for the purposes of the Vce measurement.
By applying the test current cycle and by adjusting the current
at the top of the ramp, the Vce values at the top of the ramp are
compared before the cooling plate reaches a thermal steady state.
The measured Vce with IZTC does not vary from cycle to cycle
while the cooling plate heats up, indicating that the measurement
is independent of the temperature variation. Therefore, this is a
method to verify that the IGBT module operates, indeed, in the
ZTC operating region.
By using the datasheet values at 25 °C and 125 °C [22], Fig. 7
shows the dependence of Vce on temperature in mV/◦C. The
inflection point where there is no temperature influence to Vce is
close to 375 A. The change in Vce as a function of temperature for
a constant current is considered to be linear, as observed from the
measurements in [1] and [15]. It is observed that this relation is
negative for current values lower than the inflection point, which
can be noted when the Vce value at 25 ◦C is subtracted from the
value at 125 ◦C. In a band of 30 A around the inflection point,
the maximum absolute value of this relation is approximately at
the level of 0.1 mV/◦C. With the help of Fig. 7, a conclusion is
that it is not critical to measure Vce exactly at the inflection point,
because the sensitivity of Vce for temperature values around this
point is small. For specified operating conditions, the change in
temperature can only be caused by a change in cooling-water
temperature.
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TABLE I
VOLTAGE DROP CHANGE IN THE LEADS FOR
CURRENT LEVEL IN ZTC REGION
The variation of bond-wires and interconnections resistance
with respect to temperature variation is considered in the graph
of Fig. 7, according to the manufacturer [23]. On the other
hand, the IGBT leads resistance RC C ′+EE ′ is also influenced by
the case temperature [22] and ambient air temperature. Based
on the datasheet, the resistance difference for a temperature
from 25/◦C to 125/◦C is 0.03 mΩ. The resistance change is
calculated as
Ractual = Rref [1 + α (Tactual − Tref )] (1)
where Rref is the reference resistance at the reference temper-
ature Tref , α is the temperature coefficient of resistance for the
conducting material, and Tactual is the temperature during the
measurement. Table I gives the voltage drop change across the
copper leads as a function of temperature for a current at the
level of the inflection point. As an example, the change at the
power leads temperature of 30 ◦C would lead to a change of
about 3 mV. Hence, the case and ambient temperature at dif-
ferent testing periods should be taken into account only for a
significant temperature change and a correction factor can be
applied to the Vce measurements.
G. Power Losses Estimation and Thermal
Resistance Calculation
The temperature estimation using the Vce measurement at the
selected sensing current can be used for the calculation of the
thermal resistance of the IGBT module Rth,j−w from junction
to ambient, i.e., the water flow inlet. This calculation can be
used as a verification, within a certain accuracy margin, for the
thermal resistance that is provided by the supplier. Moreover, it
is useful for comparisons with measurements in future service
stops, in order to track the Rth,j−w change with aging and detect






where ΔTj − w is the temperature difference between junction
and water inlet used as a reference and Ploss is the sum of average
switching and conduction losses of the IGBT module during the
operation with the proposed current cycle at a thermal steady
state.
An advantage of using this simplified current cycle is the ease
of power losses estimation. Due to the discontinuous current
mode of the cycle in Fig. 4, there is no turn-on switching energy
loss. The measurement of turn-off losses at a current level at the
top of the current ramp is only performed for the first power stack
tested from a series of power stacks. For this work, the power
stack supplier’s measurements for the switching energy loss are
used with the help of the equation for the calculation of turn-off
energy loss provided in [24]. Regarding the two anti-parallel
diodes that conduct during the current ramp-down in Fig. 4,
their power losses are significantly lower than for the IGBTs.
The diodes’ switching losses are neglected because they turn-
off at zero current in the end of the ramp-down. Therefore, the
temperature measurements for the IGBTs are not, practically,
influenced by the thermal coupling with the diodes.
Using (2), the accuracy of this method for the Rth,j−w cal-
culation can be compared with the accuracy of the method used
for the thermal impedance estimation with sensing current in
the IEC standard [25]. The temperature is measured both in the
proposed method and in the IEC method with the Vce method
at sensing current; therefore, the precision in terms of tem-
perature estimation is considered the same. The advantage of
the IEC method is that it offers a precise value of the power
losses since the IGBT conducts during a constant current and
constant Vce when it reaches a thermal steady state before the
cooling down occurs. The proposed method requires measure-
ments in dynamic conditions for the switching energy and lin-
ear approximations for the conduction energy that may lead to
errors. The switching losses for the proposed cycle are signif-
icantly higher than the conduction losses, approximately five
times more; therefore, the error by the conduction losses linear
approximations has a negligible impact.
In this paper, Rth,j−w includes the thermal resistance due to
the thermal coupling of the two operating IGBTs, especially if
they are placed closed to each other. The thermal coupling is
further discussed in Section V. In this application, the criterion
of 10% increase in thermal resistance can be adopted as an in-
dication of degradation for the thermal resistance from junction
to water assuming that no degradation will occur at the level of
the thermal paste or of the cooling system due to accumulated
particles in the cooling pipes. Considering the cooling, the mon-
itoring of the water flow at the outlet and the particle filter at the
inlet of the cooling plate protect the power stack from cooling
degradation for the specialized application. A sensitivity analy-
sis of Rth,j−w in terms of junction temperature measurement is
presented in Section V by using the results of this work.
III. EXPERIMENTAL SETUP
An industrially produced power stack is used for the experi-
ments. The H-bridge comprises four single-switch IGBT mod-
ules mounted on a copper cooling plate [17]. For the validation
tests, the DUT is connected in series to an external identical
but open IGBT mounted on an identical cooling plate. The open
module allows the performance of thermal imaging. The dc-link
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Fig. 8. Experimental setup used for the demonstration of the method. The
open module and thermal imaging are used for the validation of IPSIA and are
not used in the proposed routine test.
Fig. 9. Experimental setup with H-bridge output connected to open IGBT
module.
TABLE II
RATINGS OF INTEREST FOR THE POWER STACK OF THE
EXPERIMENTAL SETUP
voltage is controlled using an autotransformer. Fig. 8 provides
an overview of the experimental setup and Fig. 9 is a picture
of the power circuit. The ratings of interest for the power cir-
cuit are provided in Table II. The cooling circuit has a central,
manual valve for the flow rate regulation, a flow sensor, and two
temperature sensors at the inlet and outlet. The cooling plates of
TABLE III
COMPARISON BETWEEN THERMAL CAMERA AND THE Vce MEASUREMENTS OF
TEMPERATURE RISE FOR DIFFERENT THERMAL PASTE CONDITIONS
the power stack and that of the open IGBT module are supplied
in parallel by the cooling network.
The data acquisition (DAQ) and control system are built
around a National Instruments USB-6251 card. The LabVIEW
program produces the IGBT pulses required for the test routine;
it provides the trigger for the measurements and finally collects
and post processes the DAQ measurements. The circuit for the
Vce measurement with sensing and load current has been the
subject of previous publications [7]. A Tektronix current probe
TCP404XL with a bandwidth of 2 MHz and 1% precision is
used for the load current measurements.
IV. RESULTS
A. Detection of Manufacturing Issues
Manufacturing issues such as the use of incorrect mount-
ing torque or the incorrect application of a thermal paste layer
can be detected by measuring the junction temperature or the
junction-to-water thermal resistance of IGBTs and compare it
with design calculations or with a reference power stack. To
demonstrate the thermal effect of the use of insufficient ther-
mal paste, an experiment is conducted where different thermal
paste layer thicknesses are applied, according to the guidelines
in [26]. The current cycle of the proposed method is applied
with a peak current of 450 A to increase the semiconductor
power losses and cause higher temperature variations across the
thermal resistance. The open IGBT module is always turned on;
therefore, it does not produce any switching losses. The current
profile of the open IGBT is the same as the load’s triangular
current profile in Fig. 4. The temperature is estimated using
the Vce measurement with sensing current in the open IGBT
module and it is compared with the surface average tempera-
ture among all chips measured using infrared imaging. Table III
summarizes the junction temperature estimation with the sens-
ing current method and the infrared camera measurements for
the different thermal paste cases.
The absence of or insufficient thermal paste (thickness of
50 μm) due to wrong mounting or pump-out results in a sig-
nificant increase in Rth,j−w that is observed by measuring the
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Fig. 10. Measurements within a switching period of the proposed cycle.
junction temperature rise. On the contrary, it was noticed that
the application of excessive thermal paste with a thickness of
approximately 200 μm did not cause a detectable thermal re-
sistance difference for the thermal load of the experiment, if
compared to the case with normal thermal paste. The correct
mounting of the IGBT module forces the excessive thermal
paste to the edges of the baseplate and out of the junction-
ambient thermal path.
B. Solder Delamination Detection
The aim of this test is to detect any increase of the thermal re-
sistance that can be linked to solder delamination during service
stops. The junction temperature estimation is required for the
thermal resistance calculation. First, the temperature estimation
of the diagonal switches is implemented by using the current
cycle that is proposed for the IPSIA method. The load current
and load voltage along with the collector-emitter voltage Vce of
switch T2,2 have been recorded. The test load current of 365 A
keeps the semiconductor in the extended ZTC operating region
below the inflection point in Fig. 3. A dc-link voltage of 560 V
generates a current ramp rate of approximately of 4.6 A/μs with
the 120 μH reactor load, while a switching frequency 3 kHz
generates adequate switching losses in the power semiconduc-
tors.
As can be seen in Fig. 10 during the conduction of two diag-
onal IGBTs (T1,1 and T2,2) the current increases with a constant
rate, and Vce increases with the current increase. At the top of
the ramp, Vce is recorded under full load current set to ZTC
level. At approximately 80 μs, the load current is directed to
the antiparallel diodes of the other two diagonal IGBTs and the
load current decreases until it becomes zero after approximately
160 μs from the beginning of the cycle. While the load current
remains zero, the switch T2,2 alone is turned on and a 1 A sens-
ing current is injected to it. The voltage Vce is recorded for a
period of 30 μs until the end of the cycle, and after the Vce value
is settled. Fig. 11 illustrates, as an example, the Vce reduction as
the T1,1 junction temperature increases for a water flow rate of
12 L/min.
Finite element method (FEM), [27], and lumped parameter
network (LPN), [28], simulations are used to help with anal-
ysis of the method concerning the thermal coupling between
the IGBT modules and the thermal time constant of the IGBT
internal layers. First, for the accurate estimation of the junction
Fig. 11. Measurement of the Vce voltage (with sensing current) evolution
while the IGBT junction temperature increases for water flow rate of 12 L/min.
Fig. 12. Simulations results: thermal impedance comparison between FEM
and datasheet for IGBT and anti-parallel diode.
temperature, the temperature reduction of the IGBT during the
off-time of approximately 220 μs, from the peak of the ramp
until the Vce measurement with sensing current, is simulated us-
ing FEM with information for the IGBT module from [29] and
[30] and with the modeling technique presented in [31]. FEM
in the COMSOL environment is used to simulate both the heat
conduction among the solid parts of the power stack as well as
the heat convection to the water of the cooling system. As shown
in Fig. 12, the FEM models of the thermal impedance character-
istics of both IGBT-to-case and antiparallel diode-to-case match
well to the datasheet characteristics.
The initial condition for the FEM model is the thermal steady
state at the proposed cycle and no heating power is injected to the
chips. The temperature decrease between the current peak and
the measurement with sensing current is only 0.2 ◦C and can be
neglected. It slightly affects the calculation of Rth,j−w , allow-
ing the solder delamination detection. The FEM model is more
accurate than the LPN model for such a short cooling-down time
interval right after the heating power injection. The RC parts of
the LPN dynamic model do not correspond to the physical lay-
ers of the IGBT module [28]. Moreover, no information is given
below 1 ms about the thermal impedance in the IGBT datasheet
[22]. The thermal time constant of the chip is calculated at the
level of approximately 550 μs; therefore, the cool-down during
220 μs is limited to chip level. For a comparison, the ther-
mal time constant of the DUT according to the work presented
in [22] is approximately 100 ms, allowing a significant time
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TABLE IV
COMPARISON OF MEASUREMENTS, FEM, AND LPN SIMULATIONS FOR
TEMPERATURE ESTIMATION
Fig. 13. FEM representation of the IGBT module placement and heat
distribution among the chips inside each of the modules.
margin for the solder delamination detection. In the unlikely
case that an output-smoothing inductor with a value of several
mH is used as a load, the current ramp-down would have a long
duration and the IGBT junction temperature variation until the
Vce measurement may not be negligible anymore.
Table IV provides the temperature rise at junction tempera-
ture for the two diagonal IGBT switches between the beginning
of the cycling that corresponds to the ambient temperature and
the thermal steady state. The proposed cycle is repeated for two
cooling flow rate values, i.e., at 12 and 18 L/min and for the two
diagonal switches T1,1 and T2,2 , in order to compare the tem-
perature rise with the FEM and LPN models. Additionally, the
power losses injected to the simulation models are presented.
For a more precise comparison, the FEM model is used to calcu-
late the coupling between the two IGBTs mounted next to each
other, as it is illustrated in Fig. 13.
The electro-thermal simulation model of the experimental
setup is developed in PSIM using LPN. For the thermal resis-
tance comparison between experiments, FEM and LPN at steady
state, the sum of the thermal resistance of the IGBT module from
the datasheet and of the thermal paste-cooling system from the
supplier is used together with an added thermal resistance rep-
resenting the thermal coupling between the IGBT modules.
The measurements match well with the results using the FEM
model. The difference is justified by the precision of the Vce
measurement [7] and the small divergence of the FEM model’s
thermal resistance from the physical system. The thermal cou-
pling between the two IGBTs is considered in the LPN model
and is modeled as an additional series-connected thermal resis-
tance of 0.003 K/W, as illustrated in Fig. 14.
After estimating the junction temperature using the Vce mea-
surement, the thermal resistance can be calculated with the help
of the estimated power losses provided in Table IV. Table V
Fig. 14. LPN thermal model for static temperature calculations. The coupling
effect among different IGBT modules is modeled as a series-connected thermal
resistance.
TABLE V
COMPARISON OF MEASUREMENTS, FEM, AND LPN SIMULATIONS FOR
THERMAL RESISTANCE ESTIMATION
Fig. 15. Thermal resistance estimation error with cooling-water temperature
increase by keeping the power losses of the reference conditions according to
(2).
presents the thermal resistance estimation per switch for two
different flow rate levels based on measurements and simula-
tion with FEM and LPN.
It is observed that the Rth,j−w difference between the mea-
surement and the FEM model is approximately 0.004 K/W for
12 L/min, whereas the LPN simulation result matches with the
measurements. The value of Rth,j−w from the Vce measure-
ments can be used as a reference for the comparison of thermal
resistance values between successive service stops during the
equipment operating life. For the specialized application, the
change of the inlet water temperature used as a reference is
expected to be kept within a range of 1 ◦C, low enough, not
to affect the measurement. The sensitivity analysis in Fig. 15
shows that a cooling-water temperature rise of 20 °C would re-
sult in an apparent thermal resistance value increment of 5%.
The cooling-water temperature should therefore be taken into
account each time the thermal resistance is recorded during the
equipment service stops. The error in the estimated Rth,j−w
occurs under the assumption that the power loss increase due to
the water temperature increase is not taken into account. In this
ASIMAKOPOULOS et al.: IGBT POWER STACK INTEGRITY ASSESSMENT METHOD FOR HIGH-POWER MAGNET SUPPLIES 11237
Fig. 16. Vce values at chip level during current ramp-up according to datasheet
and Vce values close to power leads according to measurements.
case, the reference power losses would be used. The variable
ΔTj − w in (2) would increase due to the power losses increase,
but Ploss would remain the same under the assumption of un-
varied power losses. As shown by the FEM simulations, the
impact of the power losses increase on the thermal resistance
rise is greater than that of the thermal conductivity of Si. It is
observed that a significant water temperature change should be
taken into account in IPSIA and a recalculation or measurement
of the power losses would be needed.
The precision of the measuring circuit, itself, also impacts
the accuracy of the thermal resistance estimation and as a result
it defines the ability to diagnose the IGBT module degradation
such as the solder delamination. According to (2), with the as-
sumption of a measurement accuracy of +/−1 °C, the minimum
detectable deviation in Rth,j−w is 7% with a nominal flow rate
of 12 L/min.
A thermal resistance change of 10% is therefore considered a
safe indication of solder degradation. It is observed that the im-
pact of the temperature measurement on the estimated Rth,j−w
is smaller, if the temperature rise becomes higher, because the
signal-to-noise ratio would be higher. This can occur, for exam-
ple, as a result of higher switching losses due to higher operating
voltage across the IGBTs (assuming the power stack ratings per-
mit this). In this case, IPSIA would become more sensitive and
would detect Rth,j−w changes below 7%. The power losses in-
crease could be achieved, for instance, if a double dc-link voltage
and a double inductive load value are assumed, to significantly
increase the switching losses and keep the same current rise
time. The dc-link voltage increase should always be in respect
to the power stack ratings.
C. Bond-Wire Lift-off Detection
The purpose is to verify if the proposed method can detect
bond-wire lift-offs in the ZTC operating region. Fig. 16 shows
the Vce evolution during the current ramp-up measured with an
open module. The difference between the datasheet values and
the measurements is mainly due to the parasitic inductance and
parasitic resistance of the terminal-chip leads. The difference
between the datasheet and the measured values increases with
the current increase because the parasitic resistance effect is
amplified at high current values.
The bond-wires of a chip are intentionally cut one-by-one and
the change in Vce voltage is registered for each cut, according to
TABLE VI
BOND-WIRE LIFT-OFF DETECTION WITH THE Vce METHOD AT ZTC AND PTC
OPERATING REGION
Table VI. The measurements in the PTC region are not required
for the implementation of IPSIA but are provided as a compari-
son for the capability to detect bond-wire lift-offs in the PTC and
in the ZTC operating region. The measurement of Vce is carried
out at the top of the ramp-up by averaging the last two Vce val-
ues. For these test series, only one substrate out of four is used.
The bond-wire lift-off effect in both ZTC (92 A/substrate) and
PTC (360 A/substrate) operation regions is evaluated.
It is observed that for the PTC case the cut-off of two bond-
wires provides clear evidence of aging. Concerning the ZTC
case, the relatively low current does not allow the detection
of loss of a few wire bonds, but it gives clear evidence when
more than half of the connections to a chip are lost. According
to Table I, an increase of around 30 °C in the power leads
temperature could have approximately the same impact at Vce
as the eighth lift-off on the chip.
It is interesting to examine if a solder delamination effect can
be distinguished from bond-wire lift-offs. Hence, the change of
the average temperature among the healthy chips of the IGBT
module with the chip failure is simulated with FEM for the
proposed cycle. The increase in Rth,j−w would be about 5%
that is less than the 10% criterion that is set for solder delami-
nation. Therefore, there would be no significant overlapping in
the detection of the lift-off and solder delamination, even for a
chip failure. Based on Fig. 7, the sensitivity of Vce with tem-
perature at this current level is approximately 0.1 mV/◦C. The
proposed cycle keeps the junction temperature always at the
same conditions. The water temperature is a parameter that can
change. For a significant water temperature change of 20 ◦C,
the Vce change is about 2 mV and it can be considered for the
aging detection. The impact of water temperature change at the
thermal conductivity of silicon does not affect the measurement
in ZTC.
V. EVALUATION OF THE INTEGRITY ASSESSMENT METHOD
In this section, the results of the sensitivity analysis on the
main factors influencing the method are summarized. Table VII
provides a summary of the parameters and their margin in the
precision of the temperature estimation and of the aging detec-
tion according to the proposed method, as they previously were
found.
Finally, Table VIII compares the existing methods using Vce
measurements for aging detection to the proposed method. The
method in this paper does not require any power stack modi-
fications. The prognostic procedure in [15] uses similar power
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TABLE VII
SUMMARY OF SENSITIVITY ANALYSIS OF IPSIA METHOD WITH THE SPECIALIZED APPLICATION AS REFERENCE
TABLE VIII
OVERVIEW OF AGING DETECTION METHODS FOR ASSEMBLED POWER STACKS USING THE Vce MEASUREMENTS
circuit by potentially using the output filter inductor and relays,
but a different current profile and detects only bond-wire lift-off
at the inflection point. The rest of the methods require significant
power stack modifications. Additionally, the proposed method
exhibits ease of calibration for already assembled power stacks
and negligible impact of junction temperature on bond-wire lift-
off detection due to the operation in the extended ZTC operating
region, without the need to calibrate and measure at the inflec-
tion point. Among the methods, it is distinguished for its ease of
implementation for a series of power stacks. However, the bond-
wire lift-off detection in ZTC for the high-current modules in
the experiment is feasible when more than half of the chip’s
bond-wires are detached. On the other hand, the high-power
IGBT modules may offer redundancy due to their high number
of bond-wires in parallel compared to the discrete devices. Re-
garding the reference temperature measurement, a temperature
sensor can be attached to the water inlet to measure steady state
temperature, if not already available in the power stack as wa-
ter temperature sensor or as integrated sensor on the module’s
baseplate.
VI. CONCLUSION
This paper presented a method for the integrity assessment
of industrially produced, water-cooled IGBT power stacks. This
method exhibits advantages, such as Vce fast calibration with-
out the need for IGBT unmounting; it requires no power stack
modifications and is applied with only a fixed duty cycle pat-
tern. The method can be employed not only for aging mon-
itoring during service stops but also for the validation of the
power stack in terms of manufacturing quality and thermal per-
formance in the factory-acceptance phase. The experimental
results demonstrated that the insufficient application of thermal
paste can cause up to two times higher junction temperature rise
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that can be easily detected. Furthermore, the sensitivity analysis
has shown that a cooling-water temperature variation of 20 °C
causes a considerable deviation of 5% on the estimation of the
thermal resistance value and, hence, affects the detection of sol-
der delamination. With the sensitivity analysis of Vce in ZTC
for high-current modules, it is demonstrated that the Vce mea-
surement does not have to be carried out exactly at the inflection
point. The effect of junction and ambient temperature on Vce is
not significant in the extended ZTC operating region. However,
in ZTC for high-current modules, the detection of bond-wire
lift-off is possible when more than half of a chip’s bond-wires
have failed. Finally, in case of power leads temperature varia-
tions of over 30 °C during testing, a correction is required in the
Vce measurement in ZTC to compensate for the change in the
power leads voltage drop.
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